Correlation between stress-induced leakage current and dielectric degradation in ultra-porous SiOCH low-k materials by Wu, Chen et al.
Correlation between stress-induced leakage current and dielectric degradation in ultra-
porous SiOCH low-k materials
C. Wu, Y. Li, A. Leśniewska, O. Varela Pedreira, J.-F. de Marneffe, I. Ciofi, P. Verdonck, M. R. Baklanov, J.
Bömmels, I. De Wolf, Zs. Tőkei, and K. Croes 
 
Citation: Journal of Applied Physics 118, 164101 (2015); doi: 10.1063/1.4934520 
View online: http://dx.doi.org/10.1063/1.4934520 
View Table of Contents: http://scitation.aip.org/content/aip/journal/jap/118/16?ver=pdfcov 
Published by the AIP Publishing 
 
Articles you may be interested in 
Effects of vacuum ultraviolet irradiation on trapped charges and leakage currents of low-k organosilicate
dielectrics 
Appl. Phys. Lett. 106, 192905 (2015); 10.1063/1.4921271 
 
Towards understanding intrinsic degradation and breakdown mechanisms in SiOCH low-k dielectrics 
J. Appl. Phys. 117, 064101 (2015); 10.1063/1.4907686 
 
Current leakage relaxation and charge trapping in ultra-porous low-k materials 
J. Appl. Phys. 115, 084107 (2014); 10.1063/1.4866692 
 
Conduction and material transport phenomena of degradation in electrically stressed ultra low-k dielectric before
breakdown 
J. Appl. Phys. 112, 124103 (2012); 10.1063/1.4768918 
 
Analysis of the stress-induced leakage current and related trap distribution 
Appl. Phys. Lett. 75, 3871 (1999); 10.1063/1.125484 
 
 
 [This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to ] IP:
134.58.253.57 On: Thu, 26 Nov 2015 11:09:11
Correlation between stress-induced leakage current and dielectric
degradation in ultra-porous SiOCH low-k materials
C. Wu (吴晨),1,2,a) Y. Li,1 A. Les´niewska,1 O. Varela Pedreira,1 J.-F. de Marneffe,1 I. Ciofi,1
P. Verdonck,1 M. R. Baklanov,1 J. Bo¨mmels,1 I. De Wolf,1,2 Zs. To†kei,1 and K. Croes1
1imec, Kapeldreef 75, 3001 Leuven, Belgium
2Department of Materials Engineering, KU Leuven, 3000 Leuven, Belgium
(Received 18 August 2015; accepted 10 October 2015; published online 23 October 2015)
Stress-Induced Leakage Current (SILC) behavior during the dielectric degradation of ultra-porous
SiOCH low-k materials was investigated. Under high voltage stress, SILC increases to a critical value
before final hard breakdown. This SILC increase rate is mainly driven by the injected charges and is
negligibly influenced by temperature and voltage. SILC is found to be transient and shows a t1 relax-
ation behavior, where t is the storage time at low voltages. This t1 transient behavior, described by
the tunneling front model, is caused by both electron charging of neutral defects in the dielectric close
to the cathode interface and discharging of donor defects close to the anode interface. These defects
have a uniform density distribution within the probed depth range, which is confirmed by the
observed flat band voltage shift results collected during the low voltage storage. By applying an addi-
tional discharging step after the low voltage storage, the trap energies and spatial distributions are
derived. In a highly degraded low-k dielectric, the majority of defects have a trap depth between
3.4 eV and 3.6 eV and a density level of 1 1018 eV1 cm3. The relation between the defect density
N and the total amount of the injected charges Q is measured to be sub-linear, NQ0.4560.07. The
physical nature of these stress-induced defects is suggested to be caused by the degradation of the Si-
O based skeleton in the low-k dielectric.VC 2015 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4934520]
I. INTRODUCTION
Low-k dielectric material plays an important role in
advanced Back-End-of-Line (BEOL) technologies.1 In highly
scaled interconnect systems, signal delays largely increase
due to reduced metal pitch and metal line thickness. Power
consumption of the BEOL system is also an issue, as the chip
working frequencies keep increasing. In order to overcome
these challenges and maintain good system level performance,
using ultra low-k dielectric materials in BEOL stacks is essen-
tial.2 Replacing Si-O bonds with less polarized bonds and
introducing porosity into the material are two effective
approaches to achieve a lower dielectric constant than SiO2.
3
One example is porous SiOCH based low-k materials fabri-
cated by Plasma Enhanced Chemical Vapor Deposition
(PECVD). This type of low-k material provides k-values in
the range between 3.0 and 2.0, depending on the porosity in
the material.4,5 Unfortunately, porous low-k dielectrics exhibit
intrinsically weaker mechanical and electrical properties com-
pared to SiO2. Also, integration processes degrade material
robustness. Process induced material damage and modification
are reported to be a major limitation for further k-value
scaling.6,7
To achieve a reliable low-k integration, both intrinsic
dielectric properties and integration process conditions need
to be optimal. Such improvements strongly rely on funda-
mental material understanding.8 One challenge is the
understanding of the complex structure of low-k materials
caused by the nature of the PECVD technique and the use of
co-deposition of matrix and porogen solutions.9 Recently, it
was shown that Stress Induced Leakage Current (SILC) can
support this understanding. SILC is defined as the additional
leakage current conducting through generated defects in the
material under electrical stress.10 SILC behavior varies in
different low-k materials, as defect formation processes are
highly dependent on the material structure.10,11
Moreover, SILC characteristics help to investigate dielec-
tric degradation. In the field of low-k electrical reliability, one
important issue is to correctly interpret Time Dependent
Dielectric Breakdown (TDDB) parameters, such as the
Weibull slope, the field acceleration, and the time to failure.
From standard TDDB measurements, only limited informa-
tion can be obtained, leading to a lot of discussions.12–15 In lit-
erature, SILC monitoring is proven to be a powerful tool to
study dielectric degradation in both thick and thin SiO2 mate-
rials.10 The analysis of SILCs during high field stress can be
directly used to link the generated defect density with the
dielectric degradation. The method of involving SILC meas-
urements for understanding dielectric degradation has also
been employed in the field of low-k dielectrics.16–18 By inves-
tigating the effects of temperature and electric field on SILC,
certain defect properties can be extracted.19,20
In this paper, we investigated SILC characteristics in an
ultra-porous SiOCH low-k material (46% porosity). A theory
was proposed to calculate the energies and the spatial distri-
butions of the generated defects based on the experimental
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SILC results. In addition, the defect nature was discussed, as
well as the relation between the defect density and the
amount of injected charges.
II. EXPERIMENTAL
A. Tested samples
Dedicated metal-insulator-semiconductor (MIS) and
metal-insulator-metal (MIM) planar capacitors with a
SiOCH based ultra-porous low-k dielectric are fabricated.
Detailed information of the test vehicle and the ultra-porous
low-k dielectric can be found in Zhao et al.21 and
Urbanowicz et al.,22 respectively. Table I lists detailed sam-
ple parameters, including dielectric thickness, metal barrier,
and substrate type.
B. Test procedures
1. SILC measurement
As illustrated in Figs. 1(a) and 1(b), SILC measurements,
using either a ramped voltage or a low constant voltage, are
periodically performed during Constant Voltage Stress (CVS)
measurements. Compared to the case for which a low constant
voltage is applied, the use of a ramped voltage provides SILC
information within a wider voltage range and allows studying
leakage mechanisms caused by the generated defects. The
low constant voltage sense, on the other hand, ensures a more
accurate SILC measurement at the selected voltage, due to
less delay time between stress and sense.
2. SILC relaxation measurement
The method to investigate SILC relaxation is shown in
Fig. 1(c), where long term storages at a given low constant
voltage are performed after CVS. A direct comparison
between SILC relaxation measurements at different storage
voltages is enabled by adding an additional sense step using a
same sense voltage during these storages, as shown in Fig. 1
(d). In addition, for MIS capacitors, Capacitance-Voltage
(C-V) measurements can be performed during SILC relaxation
measurements, as shown in Fig. 1(e). Fig. 1(f) illustrates our
three-step test method consisting of a CVS stress, a SILC
relaxation measurement and an extra 0V storage.
III. RESULTS AND DISCUSSION
A. Typical SILC measurement
Fig. 2(a) shows SILC measurements using a ramped
voltage on 100 100 lm2 capacitors from samples S-1 at
25 C. The reference I-V curve obtained on a fresh capacitor
shows an extremely low current in the voltage range below
50V. While, in the same voltage range, the I-V characteris-
tics of the device after being subjected to high voltage
stresses show an increased current. This current, SILC,
increases with increasing stress time. When a certain maxi-
mum damage in the low-k dielectric is reached, both the
stress current Istress and the SILC saturate. This current satu-
ration has been discussed in our earlier work23 and could be
linked to different mechanisms.10 In this paper, we limit our
study to the SILC development before this saturation point.
From Fig. 2(b), it can also be observed that the relative
increase of SILC at different low voltages is the same in the
semi-log I-V plot (parallel shift of the I-V curve with increas-
ing stress time). Fig. 3 shows I-V results collected at 25 C
and 100 C prior to CVS stress and at current saturation. It is
shown that the SILC saturation level increases with tempera-
ture, while the increase rate of SILC with voltage remains
exactly the same. The temperature independence of the I-V
slopes suggest SILC to be a tunneling type current, which is
unlike a Schottky emission (SE) or a Frenkel-Poole (FP)
emission type of current, as both of them involve a tempera-
ture activation parameter in the leakage current slope,24
which is not observed for our samples. Also, the extracted
k-values based on SE or FP mechanisms are not realistic.
Although tunneling currents are theoretically independent on
temperature, we believe that the observed increase of the
SILC saturation level is caused by the reported reduction in
dielectric barrier height at high temperatures.25,26
Constant voltage sense results (Fig. 1(b)) are also
obtained on 100 100 lm2 capacitors from samples S-1.
Both the stress current Istress and the sense current Isense vs.
stress time tstress are measured at 25
C and 100 C and are
plotted in Fig. 4. The maximum degradation at each stress
TABLE I. Detailed sample description.
Split Type Substrate Dielectric Metal barrier
S-1 MIS n-Si 96 nm low-k PVD TaN/Ta
S-2 MIM n-Siþ 10 nm TiN 95 nm low-k PVD TaN/Ta
S-3 MIS p-Si 89 nm low-k PVD TaN/Ta
S-4 MIM n-Siþ 10 nm TiN 40 nm SiO2 PVD Ta
S-5 MIM n-Siþ 10 nm TiN 85 nm low-ka PVD TaN/Ta
aAfter low-k deposition, the wafer, S-5, was exposed to the Xe capacitively
coupled plasma discharge for 10 s with the direct contact to the plasma, i.e.,
no MgF2 window (photon dose 1.1 1018 photons/cm2).
FIG. 1. (a) and (b) SILC measurements using a ramped voltage sense or a
low voltage sense, respectively. (c) SILC relaxation test method. (d) and (e)
SILC relaxation monitored by a sense voltage and C-V measurements,
respectively. (f) Three-step measurement with an additional 0V storage after
SILC relaxation.
164101-2 Wu et al. J. Appl. Phys. 118, 164101 (2015)
 [This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to ] IP:
134.58.253.57 On: Thu, 26 Nov 2015 11:09:11
voltage results in the same Isense, which shows that SILC
indeed is proportional to dielectric degradation. Also, Fig. 4
suggests that both stress voltage and temperature seem to
have a large impact on SILC increase. It should be noted that
different stress voltages induce different amounts of damage
for a given time and that different temperatures affect the
slope of log(Isense) vs. log(tstress). These are taken into
account in our further analysis, as depicted in Fig. 5, where
the dependence of Isense vs. the amount of injected charges
(Q) is plotted. Now, all graphs have a similar slope on a log-
log scale, suggesting that the increased rate of SILC is
mainly driven by the amount of injected charges, while stress
voltage and temperature have a minor impact. A rough rela-
tion to describe SILC increase is suggested to be SILCQm
with, for our samples, m being 0.67.
B. SILC relaxation measurement
The nature of stress-induced defects can be studied by
investigating SILC relaxation (Irelax) as a function of storage
voltage and temperature. The method of studying SILC
relaxation is shown in Fig. 1(c), where a low constant volt-
age measurement is performed for a long term after CVS.
Figs. 6(a) and 6(b) show such measurement results collected
at 25 C and 100 C on 100 100 lm2 capacitors from sam-
ples S-1. It can be observed that SILC is a fully transient cur-
rent which disappears within 1000 s. These transient currents
can be linearly fitted between log(Irelax) and log (trelax) with a
slope of 0.8. This slope-value remains the same for differ-
ent stress levels and temperatures. The temperature insensi-
tivity again indicates that the nature of SILC is a tunneling
current. In Figs. 7(a) and 7(b), SILC relaxation measure-
ments obtained at different storage voltages are shown at
25 C and at 100 C, respectively. Again, the same slope-
value is observed. It should be noted from Figs. 6(b) and 7
FIG. 2. (a) Change in I-V characteris-
tics in the device after being subjected
to high voltage stresses. Istress versus
stress time is shown in the inset. (b)
Zoom in of the low voltage region in
Fig. 2(a).
FIG. 3. Reference I-V curve and SILC after reaching the saturation current
collected both at 25 C and 100 C.
FIG. 4. Istress and Isense vs. tstress meas-
ured at 25 C and 100 C.
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(b) that the 50V storage at 100 C causes additional dielec-
tric degradation. Therefore, the experiments described in the
remainder of this section are performed at 25 C. To fully
understand these SILCs, another measurement is designed,
as shown in Fig. 1(d). The same sense voltage, 50V, is
applied during the storages at different low constant vol-
tages. Only the higher storage voltage, 50V, causes the
“real” SILC relaxation, while the low storage voltages, 25V
and 0V, only neutralize part of the SILC, as shown in Fig. 8.
C. SILC theory: Tunneling front model
The transient SILC behavior measured in our SiOCH
based ultra-porous low-k material strongly indicates electron
charging of stress-induced neutral defects. The same I-V
slope of SILC and the same SILC relaxation behavior at low
and high temperatures suggest these SILCs to be tunneling
type currents. Finally, the observed slope-value of 0.8
between log(Irelax) and log(trelax) suggests a similar mecha-
nism as the tunneling front model reported in SiO2. In earlier
literature, it was found that electrons from the Si valence
band are involved in the neutralization of holes trapped close
to the Si substrate in SiO2 by tunneling/recombination proc-
esses.27 According to this theory, at a given time trelax, traps
within x(trelax), the distance from Si/ SiO2 interface, are
annealed out, while traps beyond x(t) are still empty. This x
(trelax) can be calculated as
x trelaxð Þ ¼ 1
2b
ln
trelax
t0
 
; (1)
where b and t0 are tunneling parameters. In later studies,
28
this relation is proven to be able to describe electron charg-
ing of neutral defects generated by high field stresses in
SiO2. The SILC relaxation, I(trelax), due to electron charging,
derived from Eq. (1), is then given by29
I trelaxð Þ ¼ A  qnv ¼ A  qN x trelaxð Þð Þ dx
dt
¼ A  qN x trelaxð Þð Þ  1
2btrelax
; (2)
where A is the capacitor area, q is the elementary charge, n is
the carrier density, v is the front velocity, and N(x(trelax)) is
the defect spatial distribution. It is clear from this equation
that if the spatial distribution of generated defects is uniform
within the probed depth range in the material, I(trelax) will be
proportional to 1/trelax, resulting in a linear relationship
between log(I(trelax)) and log(trelax) with a slope-value of 1.
The slope-value, 0.8, measured in our work is very close to
this theoretical value suggesting a uniform defect spatial dis-
tribution in the degraded low-k material.
To support this conclusion, flat band voltage (VFB)
shifts during the SILC relaxation on stressed (60 s at 58 V,
25 C) 100 100 lm2 capacitors from samples S-1 are
measured at 25 C. Fig. 9 shows DVFB(trelax)/jDVFB(0)j vs.
trelax at different low voltages. DVFB(0) after CVS stress is
negative and VFB is shifting in a positive direction during
storage. DVFB(trelax)/jDVFB(0)j vs. log(trelax) yields a linear
relation. The same slope for samples that were stored at vol-
tages between 0V and 20V is observed. This observation is
reported to be the slow process of physical removal of do-
nor type interface states,20 which is independent of storage
voltage. The increasing slope with increasing storage volt-
age above 20 V during SILC relaxation is due to additional
electron charging in the system. Higher storage voltages
introduce faster VFB shifts, suggesting more trapped elec-
trons. The linear relation between DVFB(trelax)/jDVFB(0)j vs.
log(trelax) can be derived by the calculation of accumulated
charges, DQ. DQ(trelax) at a given relaxation time, trelax, is
expressed as30
DQðtrelaxÞ ¼ A  q
ðxðtrelaxÞ
0
NðxðtrelaxÞÞ  dx: (3)
FIG. 6. (a) and (b) SILC relaxation
measured using the same low voltage
for the devices that already have been
subjected to different amounts of high
voltage stress at 25 C and 100 C,
respectively. The relaxation current is
the difference between the measured
current in the degraded device and the
initial leakage current in a fresh de-
vice, both obtained at 50V.
FIG. 5. SILC (or Isense) vs. the amount of injected charges calculated from
the integration of Istress. The colors of the curves represent the stress voltages
as labelled in Fig. 4.
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Assuming a uniform defect distribution, Eq. (3) can be com-
bined with Eq. (1) and lead to
DQ trelaxð Þ ¼ qN x trelaxð Þð Þ
2b
ln
t
t0
 
: (4)
Finally, assuming a thick dielectric, DVFB(trelax) can be esti-
mated as
DVFB trelaxð Þ ¼ DV 0ð Þ þ qN x trelaxð Þð Þ
2b  Cdielectric ln
t
t0
 
; (5)
where Cdielectric is the dielectric capacitance. A linear rela-
tionship between DVFB(trelax)/jDVFB(0)j vs. log(trelax) is pro-
ven by Eq. (5). If a non-uniform defect distribution is present
in the material, the relation in Eq. (5) will deviate from a lin-
ear trend. Since b decreases and the amount of total trapped
charges, N(x(trelax)), increases with increasing voltage, it is
evident that the slope of DVFB(trelax)/jDVFB(0)j vs. log(trelax)
also increases at higher voltages, which is consistent with
our data in Fig. 9.
D. Defect energy and spatial distribution
To investigate stress-induced defect energies and spatial
distributions, a three-step measurement is designed, as shown
in Fig. 1(f). In addition to the stress-relaxation method pro-
posed in Fig. 1(c), a third step consisting of a storage at 0V is
added. A proposed physical model, which is initially applied
to reliability studies on SiO2,
31 is illustrated in Fig. 10. In the
second step, electrons are injected from the cathode into the
low-k dielectric. The trap depth (Et) from the conduction band
of low-k dielectric can be calculated as
Et ¼ ðu qxV=dÞ; (6)
where u is the barrier height of low-k material, x is the dis-
tance between the trap location and the electron injecting
interface, V is the applied voltage, and d is the dielectric
thickness. In the third step, the trapped electrons in the sec-
ond step are discharged from the filled defects, resulting in a
reversed current. At a given time (tdis), the position of the
discharged defect, xdis, can be calculated by Eq. (1). Using a
more detailed format of b at 0V, we have
FIG. 7. (a) and (b) SILC relaxation
measured using different low voltages
for the devices that already have been
subjected to a certain level of high
voltage stress at 25 C and 100 C,
respectively. The relaxation current is
calculated in the same way as
described in Fig. 6.
FIG. 8. SILC relaxation measured by the same sense voltage, 50V, where
the relaxation itself is done at different low storage voltages, 50V, 25V, 0V
at 25 C.
FIG. 9. DVFB(trelax)/jDVFB (0)j vs. trelax during SILC relaxation measure-
ments at different storage voltages. FIG. 10. Schematic of proposed charging/discharging theory.
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xdis ¼ h
2
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2mEt xdisð Þ
p ln tdis
t0
 
; (7)
where  is the reduced Planck constant, m* is the tunneling
effective mass, and Et(xdis) is the trap depth at xdis. Et(xdis)
can be calculated based on Eq. (6) using the applied charging
voltage in the second step. Therefore, as shown in Fig. 11,
the amount of charges, Q, in between locations: x(tdis_1) and
x(tdis_2), and trap depths: Et(Vcharg_1) and Et(Vcharg_2) can be
calculated by integrating the difference between the dis-
charging currents, Idis, measured in the third step as
Q ¼
ðtdis2
tdis1
ðIdisðVcharg1Þ  IdisðVcharg2ÞÞ  dt: (8)
For four degraded 1000 1000lm2 capacitors from sam-
ples S-1 measured at 25 C, the results collected at the second
and third steps are shown in Figs. 12(a) and 12(b). During
SILC relaxation, step two, voltages of 50V, 40V, 30V and
20V are applied and plotted with thick lines in Fig. 12(a).
The discharging currents during step 3 are observed to be neg-
ative. The absolute value of these currents is then plotted in
Fig. 12(a) using thin lines. It can be seen from this figure that
the discharging currents in step 3 have the same slopes com-
pared to the currents obtained during SILC relaxation in step
2 when using log-log scale plotting, which validates the for-
mat of Eq. (2). The zoom-in of the discharging current in step
3 is shown in Fig. 12(b). A higher charging voltage used dur-
ing SILC relaxation causes higher discharging currents, con-
firming the principle of the proposed theory. Fig. 13
summarizes the defect energies and spatial distributions based
on the calculation of Idis(50V), Idis(40V), Idis(30V), and
Idis(20V) within the time window of 1 s–10 s. The parameters
used in Eqs. (6)–(8) are listed in Table II. The maximum trap
density in the stressed low-k dielectric is found to be close to
the Si conduction band with a trap depth range of
3.4 eV–3.6 eV and in the order of 1 1018 eV1 cm3, which
is slightly higher than the one reported in the stressed thermal
oxide.32
E. Relation between defect density and injected
charges
In order to further explore the relation between degrada-
tion level and generated defects, we again use
1000 1000lm2 capacitors from sample S-1 at 25 C. These
devices are first stressed to four different levels, as shown in
Fig. 14(a). Then, a low voltage of 40V is applied on these
stressed devices. Isense recorded after 1 s storage at 40V is
plotted versus the amount of injected charges (Q) during stress
in Fig. 14(b), which shows a similar trend compared to the
one in Fig. 5. The long term relaxation currents at 40V stor-
age are shown in Fig. 15(a) with thick lines. After that, 0V is
applied on these devices to monitor discharging currents. The
absolute values of these discharging currents are also plotted
in Fig. 15(a) with thin lines. The average defect density (N)
that can be charged by 40V is equal to the total amount of
FIG. 11. The proposed method to determine the energies and the spatial
distributions of the generated defects.
FIG. 12. (a) Thick lines: charging cur-
rents during SILC relaxation using dif-
ferent low voltages for the devices
already subjected to the same level of
high voltage stress (Step 2 in Fig. 1(f)).
Thin lines: discharging currents (abso-
lute value) in the 0V discharging step
(Step 3 in Fig. 1 (f)). (b) Zoom in of
the low current region shown in Fig.
12(a).
FIG. 13. Defect energies and spatial distributions in the degraded low-k
dielectric.
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discharging electrons in step 3, which is calculated by inte-
grating Idis over time. Fig. 15(b) shows the relationship
between normalized N vs. Q. A sub-linear relationship,
NQ0.4560.07, is estimated from Fig. 15(b) and is different
from the previously reported linear relationship between N vs.
Q in low-k degradation theories.12,33 In addition, the relation
between SILC (Isense) and N can be also calculated as
SILCN1.48.
Capacitors with the same size from MIM samples S-2
are tested using the same procedure and Isense vs. Q and N vs.
Q are added in Figs. 14(b) and 15(b), respectively, where the
Isense and N values are normalized in order to fit the data
obtained on the MIS samples S-1. As Isense and N are all plot-
ted with Q in a log-log scale, these normalizations do not
change the observed increasing trends. Similar relations of
Isense vs. Q and N vs. Q in the samples S-2 are obtained, sug-
gesting that no difference exists between measurements
using MIS and MIM configurations. These results exclude
the possible influences from the transition interface between
the Si substrate and the low-k dielectric. Therefore, it is con-
firmed that the mechanism discussed in this paper is caused
by the low-k material degradation.
F. Additional SILC characterization
In previous sub-sessions, only the interface between the
Si substrate and the low-k material was studied. We found
that close to this interface, neutral defects are generated
inside the low-k material during CVS stress causing electron
charging at low voltages and discharging at 0V, as depicted
in Fig. 10. However, in all SILC relaxation measurements
discussed above, the currents measured from two electrodes
are identical, which could imply that during the charging
step, electron discharging also occurs at donor type defects
close to the metal/low-k interface. As illustrated in Fig. 16,
electrons could flow into barrier metal and leave positively
charged defects in the low-k dielectric.
This is further elaborated by our measurements of
100 100 lm2 capacitors from the p-type substrate sample
S-3 at 25 C. By applying a negative bias to the metal elec-
trode, the electron injection is changing from the Si sub-
strate/low-k interface to the metal/low-k interface, while the
anode is changing from the barrier metal to the Si substrate.
As a consequence, when applying a low negative voltage af-
ter a high negative CVS stress, electrons charge the neutral
defects at the metal/low-k interface and discharge from the
donor defects at the Si substrate/low-k interface. As shown
in Fig. 17(a), the combination of using both negatively bi-
ased stress and SILC relaxation in our S-3 devices shows the
same transient relaxation behavior, t1, compared to the case
where a positive bias stress and SILC relaxation was per-
formed on the sample S-1 discussed in Fig. 6(a). These
results suggest that the degradation mechanism in the studied
low-k dielectric is interface independent. Moreover, the
combination of using a negative bias stress and a positive
TABLE II. The parameters in Eqs. (6)–(8) used for Fig. 13.
Parameter Value Unit
Reduced Planck constant 1.05 1034 J s
Elementary charge 1.60 1019 C
Tunneling effective mass (0.42m0) [from Ref. 27] 3.83 1031 Kg
t0 [from Ref. 31] 1 1011 s
Low-k barrier height [from Ref. 23] 4.0 eV
FIG. 14. (a) Istress–tstress relations at
different stress levels. (b) Isense meas-
ured at 40V vs. the amount of charges
injected during stress.
FIG. 15. (a) Thick lines: SILCs meas-
ured using the same low voltage for
the devices already subjected to differ-
ent levels of high voltage stress. Thin
line: discharging currents (absolute
value) in the 0V discharging step. (b)
Relation between the relative increase
in the average defect density (N) vs.
injected charges (Q).
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bias SILC relaxation obtained on our S-3 devices shows a
similar SILC relaxation trend with an opposite direction, as
shown in Fig. 17(a), indicating that at the Si substrate/low-k
interface, both donor and neutral defects with a similar
defect density are generated by the high voltage stress. As
illustrated in Fig. 17(b), at the Si substrate/low-k interface, a
negative bias SILC relaxation step leads to donor defect dis-
charging, while a positive bias SILC relaxation step leads to
electron charging of neutral defects. We also collected
capacitance-voltage (C-V) curves after applying positive,
negative, and zero voltage during the SILC relaxation step
on our S-3 devices. In Fig. 18, these C-V curves are com-
pared with the curves measured from both a fresh sample
and a sample after being subjected to high negative CVS
stress. SILC relaxation at 0V only causes a small relaxation
towards the positive direction. The positive bias SILC relax-
ation, on the other hand, causes a larger C-V curve shift
towards the positive direction. Finally, the negative bias
SILC relaxation causes a C-V curve shift towards the nega-
tive direction. In addition, no measurable current was
detected during 0V SILC relaxation. These results are in a
good agreement with the proposed mechanism in Fig. 17(b).
G. Discussion of the nature of defects causing SILC
The SILC characteristics discussed in this work share a
lot of similarities to the results reported for SiO2. First, the
relative increase of SILC is mainly driven by injected
charges.10 Second, neutral defects, as well as donor type
defects, are generated symmetrically in the degraded dielec-
tric with a uniform defect density close to both the cathode
and the anode interfaces.34 Third, the charging and discharg-
ing currents show a t1 relation and can be explained by the
tunneling front model. It was shown that the transient cur-
rents normally occur in thick SiO2 (>8 nm) and become con-
stant SILCs in thin SiO2 (<5 nm).
35 Our data show that this
transient SILC behavior can be also observed in 40 nm
SiO2. As shown in Fig. 19, I–V measurements on three
100 100lm2 MIM capacitors with 40 nm SiO2 are per-
formed at 100 C for (a) fresh device, (b) high voltage stressed
device, and (c) low voltage stored device after high voltage
stress. It can be found that the SILC is generated in the low
voltage range after CVS stress, but it completely disappears
after an additional low voltage storage. The SILC relaxation
results in a t 0.9 relation, as shown in the inset of Fig. 19.
Our data suggest that stress-induced defects in the stud-
ied porous low-k dielectric are related to the degradation of
the Si-O-Si network. Recent investigations indeed show that
our low-k material has a Si-O based skeleton and this Si-O
skeleton, rather than the pore surface, dominates the leakage
current. For our material, the effect of porogen residue is
minimized by the additional remote H2/He downstream
plasma treatment during dielectric deposition.22 The HF
etching experiment performed by Verdonck et al. determines
its chemical structure as a Si-O based skeleton inside the
skeleton and methyl groups at the matrix-pore interface.36
From the studies of the porosity effect, the reduced leakage
current in higher porosity dielectrics, compared to the
FIG. 16. Schematic of the charging process at the substrate\low-k interface
and the discharging process at the metal\low-k interface.
FIG. 17. (a) SILC relaxation measured using the same low voltage with both positive and negative voltages measured on devices that have been already sub-
jected to the same amount of high negative voltage stress. (b) Schematic of proposed charging/discharging theory.
FIG. 18. Capacitance-voltage (C-V) curves collected after applying positive,
negative, and zero voltage during the SILC relaxation obtained on our S-3
devices. The curves measured from both a fresh sample and a sample after
being subjected to high negative voltage stress are also plotted in the same
figure.
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matrix-only samples, is linked to an improved Si-O-Si skele-
ton.8 The determined tunneling barrier height, 4 eV, in this
material also indicates an SiO2 type matrix.
23 Finally, as
shown in Fig. 20, the same leakage currents are measured on
capacitors from sample S-1 with a pristine low-k dielectric
and sample S-5 with a low-k dielectric after being exposed
to 10 s Xe plasma. In the study of dielectric damage by vac-
uum ultraviolet photons reported by de Marneffe et al.,37
carbon related groups at the pore surface, like methyl groups,
are extremely sensitive to such plasma exposure. The same
leakage currents again suggest that the Si-O skeleton in the
dielectric determines the leakage current. As a result, stress-
induced defects happening inside the Si-O-Si network of the
degraded low-k material is a feasible explanation.
In SiO2, two theories explaining defect generation proc-
esses have been proposed. One theory involves atomic
hydrogen release. As shown by DiMaria and Cartier,10 the
leakage current in thermal SiO2 increases proportionally to
the atomic hydrogen dose in a remote plasma, suggesting a
strong correlation between the electrical measurements and
hydrogen atom involved trap creation processes. Another
possible trap creation theory is suggested by Dumin et al.,38
where the breakage of the Si-O bonds is proposed to be
caused by impurity atoms inside the oxide, particularly
hydrogen, nitrogen, argon, carbon, chlorine, and fluorine.
These generated defects could then be charged positively or
negatively. For our particular porous low-k material, a large
negative VFB shift in the C-V measurement is observed in
degraded samples, as shown in Fig. 18. Hydrogen atom
induced donor type interface states are hypothesized to be
the cause.20 Thus, the degradation in our low-k material
under electrical stress probably also links to the generation
and movement of impurity atoms.
IV. CONCLUSION
We performed a detailed investigation of SILC mecha-
nisms in an ultra-porous SiOCH low-k dielectric using dedi-
cated planar capacitor structures. SILC increase is directly
correlated with material degradation, which is dominantly
driven by injected charges. Defects generated in the dielectric
enhance the electron charging/discharging at the interface,
leading to SILC increase. The key relation between the
increase of the defect density N vs. the amount of injected
charges Q follows a sub-linear form, NQ0.4560.07. In highly
degraded low-k dielectrics, most of these defects are found to
be located between 3.4 eV and 3.6 eV below the low-k con-
duction band with a density level of 1 1018 eV1 cm3. We
show that these generated defects are linked to the degrada-
tion of the Si-O based skeleton in the low-k dielectric. This is
because of similarities in skeleton structure and SILC charac-
teristics when comparing our material to SiO2. The feasibility
of applying our analysis method to damascene structures,
including the understanding of the impact of additional inter-
faces, requires further exploration.
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